Abstract-The offset drift of a dynamic comparator was analyzed using a simple model in order to clarify the offset drift mechanism. We found that it was possible to nullify the offset drift component due to size variability by controlling the gate common voltage (V com ). We conducted experiments to validate our estimations by using a test chip fabricated in 180-nm CMOS technology. Consequently, we found that the amount of variability of V TH and W/L could be extracted from the measured offset voltage. Moreover, the offset drift was reduced to 6.5 μV/°C by controlling the temperature dependence of V com .
I. INTRODUCTION
Digital calibration has attracted a great deal of attention as a power reduction technique for analog-todigital converters (ADCs) [1] − [5] . This technique drastically reduces the power of the comparator because it compensates for the offset voltage of the comparator; therefore, no preamplifier is required, and the comparator can be composed of small MOS transistors.
Digital calibration is divided broadly into two categories, that is, background and foreground calibration. In background calibration, the calibration is performed in every cycle. For example, the ADC of Chung et al. [5] performs the conversion operation in the first half of the cycle and the calibration in the second half. The comparator dissipates relatively large power in this ADC because the comparator needs to operate twice in a cycle. The ADC of Figueiredo et al. [2] has two fine ADCs that alternately repeat calibration and conversion; however, this ADC requires a large chip area.
In the foreground calibration, calibration is performed intermittently. This is generally done in the power-on sequence. Once the calibration is performed, the comparator operates in the normal mode; thereby, the issue of background calibration is solved. However, it is known that the offset voltage increases when the temperature changes after the calibration. The effective number of bits (ENOB) is reported to change by ±0.15 bit in a 6-bit ADC when the temperature varies in the range of 125°C after the calibration [1] . This suggests that the foreground calibration is effective in the case of 6-bit resolution; however, it generates unacceptable error in the case of 8-or-more-bit resolution.
The mechanism of the offset drift on the temperature change was analyzed using a simple model then a drift compensation technique was proposed. Moreover, the feasibility of the offset drift model and the effectiveness of the drift compensation technique were verified using a test chip fabricated in 180-nm CMOS technology. 
II. ANALYSIS OF OFFSET DRIFT IN COMPARATOR
A schematic of a stacked dynamic comparator that is commonly used in ADCs and SRAMs [6, 7] is shown in Fig. 1 . It is comprised of an input differential pair (M1 and M2) and a latch circuit (M3−M6). The difference between an input signal (INP and INN) and a reference voltage (REFP and REFN) is amplified by the input differential pair, then converted to digital signals (OUTP and OUTN) by the latch circuit. The power dissipation of this circuit is very small because no DC current flows. In the reset phase (CK = 0), the output node and the drain of the input differential pair (V DP and V DN ) are precharged to V DD . When the CK rises to V DD and the phase shifts to the comparison phase, the differential pair is activated. The differential pair pulls down V DP and V DN to the GND. The pull down rates depend on the gate voltages of M1 and M2, so the voltage difference between V DP and V DN are generated according to the difference between the input signal and the reference voltage. The difference between V DP and V DN is latched by the latch circuit, and thus, the digital output signals are output. The input differential pair can be considered an amplifier using capacitive load. An equivalent circuit of the amplifier is shown in Fig.  2 , where C L is the parasitic capacitance at V DP and V DN , and I D , g m and r d are the drain current, transconductance and drain resistance, respectively. In this case, the gate voltage of M2 is lower than that of M1 by ∆V IN . The latch circuit is activated when the voltage of V DP reaches V DD − V TH3 ; therefore, the voltage difference of ∆V D is generated. Thus, the voltage gain of the amplifier is expressed as
where λ is the channel length modulation coefficient. The gain is about three to five for 180-nm CMOS technology. Therefore, the offset voltage from the latch circuit is small. The simulated offset voltage breakdown of the stacked comparator is shown in Fig. 3 . As expected from the equivalent circuit, the offset contribution from the latch circuit is negligible, and the offset of the differential pair is dominant. Therefore, we made an offset drift model focusing on the input differential pair. 
taking into consideration the velocity saturation and the channel length modulation effect. The offset voltage of this model is expressed as
where V com is the common gate voltage (see Fig. 1 ) that determines V GS of M1 and M2. Therefore, the temperature coefficient of the offset voltage is expressed as
Equation (4) indicates that the dependence of the offset on the temperature is determined by d∆V TH /dT and (dV com /dT − dV TH /dT) because ∆(W/L) is independent from the temperature. The temperature coefficient of the offset deviates randomly because ∆V TH and ∆(W/L) deviate randomly. This means that the offset drift cannot be compensated for collectively because the offset voltage in each comparator has different temperature dependence. However, if we design the temperature coefficient as dV com /dT = dV TH /dT, the 2nd term of (4) can be nullified. In this case, the temperature coefficient can be reduced to
III. EXPERIMENTAL RESULTS
With our model, the offset drift is determined by the temperature dependence of ∆V TH , V com , and V TH . Moreover, the offset drift can be reduced by appropriately controlling the temperature dependence of V com . We conducted some experiments in order to validate these estimations using a test chip. Fig. 1 ) is plotted in Fig. 6 . The standard deviation of the offset voltage was approximately 10 to 20 mV and increased as V com increased. This can be explained by considering (1). Higher V com increases I D ; however, g m is almost constant due to the velocity saturation effect. Therefore, higher V com reduces the gain. This increases an offset contribution from the latch circuit (M3−M6). The measured offset distribution at V com = 1.0 V is shown in Fig. 7(a) . The measured distribution was approximately considered to be a Gaussian distribution. Equation (3) suggests that we can obtain ∆V TH and ∆(W/L)/(W/L) separately by measuring the dependence of the offset voltage on V com as shown in Fig. 7(b) . Here, ∆V TH and ∆(W/L)/(W/L) can respectively be obtained from an intercept and a slope of the graph that plots the offset vs. 
The measured dependence of the offset drift on V com is shown in Fig. 8 
IV. CONCLUSION
The foreground calibration technique is very useful to achieve a low-power and precision comparator. However, the offset drift prevents the widespread use of this technique. We applied a simple model to analyze the offset drift in order to clarify its mechanism and proposed a technique to compensate for the offset drift. The analytical results indicated that the offset drift component due to size variability could be nullified by controlling the gate common voltage. We conducted experiments to validate the estimation by using a test chip fabricated in 180-nm CMOS technology. Consequently, we found that it was possible to extract the amount of the variability of V TH and W/L from the measured offset voltage. Moreover, we were able to reduce the offset drift to 6.5 μV/°C by controlling the temperature dependence of the gate common voltage.
